Browse
Employers / Recruiters

Engineer|6252 Engineer|6252

Negotiable
Full-time
Continue
By pressing the button above, you agree to our Terms and Privacy Policy, and agree to receive email job alerts. You can unsubscribe anytime.
Job Description: Digital ASIC Team is actively seeking candidates for several physical design engineering positions in our CPU core design team. As a high-speed physical design engineer you will develop, implement, and verify high-speed processor cores using state-of-the-art tools and technologies.

You will be part of a team responsible for the complete Physical Design Flow for high-speed processor cores. Tasks involve the development and enablement of low power implementation methods, customized P&R to achieve area reduction and performance goals, and the development of high-speed customized logic cells.

Additional responsibilities in this role involves good understanding of functional, test (DFT) mode constraints for place and route, floorplanning, power planning, IR drop analysis, placement, multi-mode & multi-corner (MMMC) clock tree synthesis, routing, timing optimization, 2.5D RC extraction, signal integrity, cross talk noise and delay analysis, debugging timing violations for multi-mode and multi-corner designs, implementing timing fixes, rolling in functional ECOs, physical verification (drc, lvs, antenna), debugging and fixing violations and formal verification. The individual also should have deep knowledge on scripting and software languages including PERL/TCL, Linux/Unix shell and C. This individual will design, verify and delivers complex modem CPU Physical Design solutions from netlist and timing constraints to the final product.

Minimum Qualifications:
Candidates must have 2-4 years of experience.
Required - Bachelor's degree in Science, Engineering, or related field.

Preferred Qualifications:
2-4 years industry experience/coursework in the following areas:
Physical Design
Place & Route tool experience on Cadence Innovus and/or Synopsys ICC2
Timing closure experience in Synopsys PTSI
Formal verification experience
Physical verification experience
Master's degree in Electrical Engineering
Comments for Suppliers: 04/02 - Identical request to 5004257-1; position will WFH until July but candidate is expected to be onsite critical after that time. Supplier call details to be sent via email. Total of 4 positions available. Please make top priority. •

Last updated on Apr 2, 2021

See more

More jobs at m9jdnw9bk529dob7b0nhj8hmrmhgxe030ekfy8ww115xk0jkq5bxt25ll3hbstat

Analyzing

San Diego, California

 · 

30+ days ago

San Diego, California

 · 

30+ days ago

Manassas, Virginia

 · 

30+ days ago

Developed by Blake and Linh in the US and Vietnam.
We're interested in hearing what you like and don't like! Live chat with our founder or join our Discord
Changelog
🚀 LaunchpadNov 27
Create a site and sell services based on your resume.
🔥 Job search dashboardNov 13
Revamped job search UI with a sortable grid, live filtering, bookmarks, and application tracking.
🫡 Cover letter instructionsSep 27
New Studio settings give you control over AI output.
✨ Cover Letter StudioAug 9
Automatically generate cover letters for any job.
🎯 Suggested filtersAug 6
Copilot suggests additional filters above the results.
⚡️ Quick applicationsAug 2
Apply to jobs using info from your resume. Initial coverage of ~200k jobs in Spain, Germany, Austria, Switzerland, France, and the Netherlands.
🧠 Job AnalysisJul 12
Have Copilot read job descriptions and extract out key info you want to know. Click "Analyze All" to try it out. Click on the Copilot's gear icon to customize the prompt.
© 2024 RemoteAmbitionAffiliate · Privacy · Terms · Sitemap · Status